

# PROGRESS TO SUCCESS

## UC3.1b Intelligent Gate Driver for Industrial Inverters

Lead: ABB **ABB**ers:



### Objectives / KPI

- Improved current balancing of hard paralleled IGBT / inverter modules  
(Goal:  $\Delta I_{C,mean} < 1\%$  and  $i_c < 10\%$  in forward direction)
- Ability to control the  $dv/dt$  (Goal: adjustment accuracy  $\approx 1\text{ kV}/\mu\text{s}$ )
- Novel fully digital interfaced IPM including control and driver circuit with a higher density of control to power part by at least 50%

### Methods

- Measuring and evaluating the output current
- Adjusting the turn-on and turn-off delay times
- Adjusting the IGBT-Gate voltage

### Challenges

- Fast and accurate control of the Gate voltage (suitable

### Motivation

#### Control of switching properties

- State of the art: Output filter to limit the  $dv/dt$  for sensitive loads and EMC
  - Optimization for the worst-case operating point
- New approach: Control  $dv/dt$  for reduced filter requirements
  - Smaller filters  $\rightarrow$  lower costs
  - Possibility to control  $dv/dt$  according to the operating point  $\rightarrow$  lower losses

#### Intelligent parallel connection of modules


- State of the art: Characterization and selection of IGBTs
  - High economic and ecological costs
- New approach: Adjustment of the dynamic and static characteristics
  - Dynamic current balancing by controlling the length of the miller plateau
  - Static current balancing by control of the turn-on-voltage

### Relevance

- Active control of the IGBT behavior  $\rightarrow$  Possibility to parallel IGBTs with different characteristics  $\rightarrow$  Improved second source policy
- Different online switching performance optimizations are possible  $\rightarrow$  lower overall losses, lower EMC, ...



The project has been accepted for funding within the Key Digital Technologies Joint Undertaking (KDT JU), a public-private partnership in collaboration with the HORIZON Framework Programme and the national Authorities of Germany, Belgium, Spain, Sweden, Netherlands, Austria, Italy, Greece, Latvia, Finland, Hungary, Romania and Switzerland, under grant agreement number 101096387. Co-funded by European Union.




Simplified block-diagram of the Gate Driver functions

Image Sources: FPGA: <https://digilent.com/shop/cmod-a7-35t-breadboardable-artix-7-fpga-module/>

IGBT: Datasheet IFF750B12ME7

FPRC: <https://converterlabs.de/docs/fprc>

Comparison of different waveforms at the output of the Class-B amplifier



Simulated Gate-Voltage-Control for  $dv/dt$  control and current balancing with two different control regimes for adjusting the length of the miller plateau (solid and dashed)

$V_{OUT}$  ... Output voltage of the driver

$V_{Gate}$  ... Gate-Emitter-Voltage IGBT



signify

ngno-join

TECHNISCHE  
UNIVERSITÄT  
DRESDEN

ZESZIMMER A Control

tu technische universität  
dortmund

infineon

Ansys

budatec

BOSCH

NANOTEST

Fraunhofer  
ENAS

fine power<sup>®</sup>  
PTB

Mercedes-Benz

University of Oxford

INNOVATION  
DIS.CO

Frenetic

CSIC

PRE power developers

TU Delft

UNIVERSITY OF TWENTE

AquaBattery

boschman

VSL

TIA F

PRODRIVE  
TECHNOLOGIES

FPC

SAL

SILICON AUSTRIA LABS

virtual  
vehicle

HELLPOWER<sup>®</sup>

AIT  
AUSTRIAN INSTITUTE  
OF TECHNOLOGY

KEMPOWER

ABB

Sadechaf

plexim

ETH zürich

Ingeteam

FAGOR

PSC

Power System Control

MUÉGYETEM 1782

ELECTRA

EDR  
MEDESO

ALSTOM

RILSE

SCANIA

A!

materialise

electro-mechanical  
systems

INNPEC

University of Oviedo